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• NEURAL NETWORKS OFFER A TOTALLY NEW APPROACHTO II_FORMATION
PROCESSING TtlAT IS ROBUST, FAULT-TOLERANT, AND FAST.
• MODELS OF NEURAL NETWORKS ARE BASED ON HIGHLY PARALLEL AND
DISTRIBUTIVE ARCHITECTURES.
• JPL IS DEVELOPING ELECTRONIC IMPLEMENTATIONS OF ARTIFICIAL NEURAL
NETWORKS TO EXPLOIT THEIR EMERGENT PROPERTIES FOR "INTELLIGENT"
KNOWLEDGE ENGINEERING APPLICATIONS.
• IN AN ELECTRONIC EMBODIMENT, "NEURONS" ARE REPRESENTED BY
THRESHOLD AMPLIFIERS, AND "SYNAPSES" BY RESISTORS. INFORMATION IS
STORED IN THE VARYING STRENGTHS OF SYNAPTIC CONNECTIONS.
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INTRODUCTION
• ARTIFICIAL NEURAL NETWORKS:
• MASSIVELY PARALLEL ARCHITECTURES INSPIRED




• KEY QUESTIONS :
• WHAT GOOD ARE THEY ?
• CAN THEY DO SOMETHING UNIQUE FOR SPACE
STATION ?
• WHEN WILL THEY DELIVER?
NUMBERS!
10 14
, A HUMAN BRAINHAS OVER 10 NEURONSAND 10 SYNAPSES.
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BUT • THE BRAIN IS NOT FULLY CONNECTED!
• THE CURRENT ARTIFICIAL NEURAL NETWORKS ARE ALREADY
PROVING THEMSELVES EXTREMELY USEFUL.
• NEURAL NETWORKS ARE NOT GENERAL PURPOSE COMPUTERS.
THEY ARE SPECIAL-PURPOSE HIGH PERFORMANCE
CO-PROCESSORS.
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ELECTRONICIMPLEMENTATIONS
o JPL'S APPROACHHAS BEEN:
o TO DEVELOPNEURAL NET "BUILDING BLOCKS" FOR MODULARHARDWARE
o TO VERIFY,DESIGNOF NEUROCIRCUIT_;IN SIMULATION
p--L
o TO TAILOR "NEUROPROCESSORS" FOR SELECTEDAPPLICATIONS
o, TECHNOLOGIES:




o HYBRID: VLSI/THIN FILM, SINGLE/MULTI-CHIP,WAFER-LEVELINTEGRATION
VLSI/THIN FILM HYBRID HARDWARE
FOR NEUROCOMPUTING
1024 CAPACITOR-REFRESII,
ANALOG SYNAPSE CItlP 17-NEURON ARRAY CItlP




CASCADABLE, PROGRAMMABLE, 32 x 32 SYNAPTIC CMOS CHIP
'_ ":._u" ;. ".7:1 _.-'_""7" ":" . , ..
L! BItUII.mmlUI_d=Ie=a4_UUaIdMU_WWUW l}gmmt4_ut=mmJmDMUID=mw,a_.=mm .... _ _tmD==_m
. t. .
r_ :::::.:::::::::::::::::::::.'::::_" • A BUILDING BLOCK FOR VLSI NEURAL
., ::,,..::::::::.::::.::::::::::-:::::
,-, -, z.=;:.t:::::::z.':.'::z::::::::::::. " . NET HARDWARE
='""""'"'"'"" ............. ,,'' PROVIDESOVER109 ANALOG





_ ..............."":: _ -- PATTERNRECOGNITION




JPL COMPUTATION WITH ANALOG
PARALLEL PROCESSING
, I , I
NEURAL NETWORK CELLULARARRAY CUSTOM THIN FILM
ARCHITECTURES PROCESSORS MICRODEVICES
¢..,,-'1
• ASSOCIATIVE • PATH PLANNING • HIGH-DENSITY
MEMORY INTERCONNECTIONS
• RESOURCE








• FINE-GRAIN, MASSIVELY PARALLEL, ANALOG, ASYNCHRONOUS
PROCESSING
• EXTREMELY HIGH SPEED: TERRA-OPS RANGE
• INHERENT FAULT-TOLERANCE
; UNIQUE CAPABILITIES TO "LEARN" FROM EXPERIENCE AND
SELF-ORGANIZE




•" ON-BOARD, REAL-TIME, GLOBAL OPTIMIZATION




• SCIENCE DATA ANALYSIS AND MANAGEMENT
• PATTERN RECOGNITION, CLASSIFICATION
• MODELING OF LARGE SYSTEMS
• CODING, DECODING, ASSOCIATIVE RECONSTRUCTION
FROM CORRUPT DATA
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RNREURALNETWORK HARDWARE FORJPL TE AIN TRAFFICABILITY DETERMINATION
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• ACCEPTABLE SOLUTION IN REAL TIME,
THAN THE BEST SOLUTION AFTER A LONG
TIME
• ORDERSOF MAGNITUDESPEED '_ " ......
+ .%,,:_ .IMPROVEMENT,PARTICULARLYFOR "WHAT "'.....
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IF" EXPERIMENTS :_ I
HARDWARE DETAIL FOR SIGNAL SORTER
AND MAP SEPARATES APPLICATIONS
IIO BUS
._.j_ :32 x :32
_ MUX SYNAPSE SIGNAL SORTER 128-1024 INPUT UNITSDOWNLOAD INPUT -'-!._/ CHiP -"-"
INTERFACE NEURON MAP SEPARATES 64-256 INPUT UNITS32 x 32
64-CH "-_ SYNAPSE
--V ClIIP
I_ 32 x 32
DOWNLOAD INPUT _ CHIP I




__j\ 32 x 32
_ MUX SYNAPSE
DOWNLOAD INPUT "--i/ CHIPtEURONINTERFACE 32 x 32
64-CH "_ SYNAPSE
CHIP
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JPLNEURAL NETWORK SYSTEM INTERFACE
DIRECT DIRECT
INPUT OUTPUT
<l > ,.,_oo l""'_°° l>INPUTS OUTPUTS ,
_, 1 MByte/sec _
¢'_ NEURAL NETWORK
"_ DATA RATE SUBSYSTEM
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JPI_ ELECTFIONIC NEURAL NETWOFII(,S
RAPID HAI--IDWARE PROTOTYPING OF
NEURAL PROCESSORS FOR "REAL" PROBLEMS
THE PROBLEMS
• MAP KNOWLEDGE BASE APPLICATIONS REQUIRING LARGE AMOUNTS
OF DATA ArID IIIGII SPEED PiIOCESSING
* CROSS-COUNTilY MOBILITY DETERMINATION" A MULTIDIMEN-
SIONAL EUCLIDEAN DISTANCE MINIMIZATION PrlOBLEM
• GENERATION OF MAP SEPARATES: AN IMAGE SEGMENTATION
oo PROBLEM
• DETERMINATION OF "BEST" PATII: A ROUTING PROBLEM
THE ,SOLUTION
• DEDICATED NEUROPROCESSORS IMPLEMENTING NEURAL ALGOFIITIIMS
FOR SOLVING TIIESE PROBLEMS
• THESE NEUI1OPROCESSORS WILL BE INTEIIFACED Wllll A PORTABLE
ASAS WORK STATION (PAWS) FOil USEI! EVALUATION AT "[llE CENTEll
FOR SIGNALS WARFARE (CSW)
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JPL NEURAL NETS FOR ROBOTIC CONTROL
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OUTPUT
• LEARNING ALGORITHM: ERROR BACK PROPAGATION





TRAINING SET FORWARD PASS
° I COMPARE OUTPUT WIT11 ADJUST WEIGIITSDESIR ED TA RG ET
AWij = l]SiO i
GEN El/.ATE ERI_.OR VECTOR
IS LEARNING COMPLETE?
YES < , ERROR < TOLERANCE > NO
STORE WEIG HTS
I J ! I ! I / I ! I 1 ; 1 I _ ! I I ' l
• . . .. , ..... . ..... . . - .[ ) "1 I I 1 ! l I I I 1 _ I "/ , ) 1 I ! ,/
JPL RESOURCE ALLOCATION MATRIX
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GLOBAL OPTIMIZATION NEUROPROCESSOR
• RESOURCEALLOCATION -_ii,; ..........
• DYNAMICASSIGNMENT %.
"\ ± ......o
• MESSAGE ROUTING _Jlll- ,,,! ._llr_
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• TARGET-WEAPONPAIRING O
• LOADBALANCING 3 ^1i.i. _sll_s!_,_^_:11
..
J') "_) t;IIIII.EI_Ii,I./_ILIII 111 AUIIIEVE
• MULTI-TARGETTRACKING z j" H..Hv_-',,"_.^U_'_sl
,-,, • SEQUENCING/ SCHEDULING _"__, J
• REALTIME, ADAPTIVE
MISSIONRE-PLANNING ' -_
,. NEUROPROCESSINGAPPROACH OFFERS OVER 40F{[_ERS OF
MAGNITUDESPEED ENHANCEMENTOVERTHE CONVENTIONAL
COMPUTINGTECHNIQUES.
•. ARBITRARYMULTIPLE TO MULTIPLE ASSIGNMENTS ARE POSSIBLE,





PROGRAMMABLE, NONVOLATILE, HIGH-DENSITY, [din FILM
SYNAPTIC ARRAY FOR INFORMATION STORAGE
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ELECTRICALLY PROGRAMMABLE
READ ONLY THIN-FILM SYNAPTIC ARRAY
%
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a-Si:H MICROSWITCH
AND RESISTOR SANDWICHED
BETWEEN METAL ELECTRODESA 62 x 62 SYNAPSE TEST ARRAY WITH
4-_um FEATURE SIZE
CONCLUSIONS
• THE FIELD OF NEUROPROCESSING ItAS SIGNIFICANTLY ADVANCED IN FIECENT
YEARS. INVESTMENTS OF DOD AND NASA ARE I1ESULIlNG Iit 1lIE
DEVELOPMENT OF APPLICA11ON-SPEClFIC,HIGH PERFORMANCE, MODULAR
NEUROPROCESSORS.
• SUCH NEUROPROCESSORS OFFER TOTALLY NEW CAPABILIIIES,
COMPUTATIONAL BREAKTHROUGHS, AND ORDERS OF MAGNIIUIJE
PERFORMANCE ENHANCEMENr WHERE CONVENTIONAL PROCESSING METHODS
G)
CHOKE.
• DOD IS MOVING AHEAD IN THE DIRECTION OF HARDWARE PROTOTYPING OF
DEPLOYABLE NEUROPROCESSORS FOR COMPLEX PROBLEMS IN BATTLEFIELD
MANAGEMENT AND TACTICAL FUSION OF INTELLIGENCE, ETC.
• TIME IS RIGHT FOR NASA TO TAKE ADVANTAGE OF THIS
POWERFUL TECHNOLOGY. TAILORED NEUROPROCESSORS
WILL BE IDEALL Y SUITED TO SATISFY NASA'S UNIQUE AND
GROWING DEMANDS IN COMPUTATION AND DATA
MANAGEMENT WITH THE EVOLUTIONARY DEVELOPM__NT OF
SPACE STATION.
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